Extended AbttractVertical Bloch Line (VBL) Memory is a recently conceived, integrated, solid-state, block-access, VLSI memory which offers the potential of IGbit/cm 2 a real storage density, gigabit per second data rates, and submillisecond average access times simultaneously at relatively low mass, volume, and power values when compared to alternative technologies. VBLs are micromagnetic structures within magnetic domain walls which can be manipulated using magnetic fields from integrated conductors. The presence or absence of VBL pairs are used to store binary information. At present, efforts are being directed at developing a single-chip memory using 25 Mbit/cm 2 technology in magnetic garnet material which integrates, at a single operating point, the writing, storage, reading, and amplification functions needed in a memory. This paper describes the current design architecture, functional elements, and supercomputer simulation results which are used to assist the design process.
Introduction
Vertical Bloch line (VBL) memory [1] , [2] , [3] is a solid-state, radiation-hard, nonvolatile, block access, magnetic VLSI memory. Research and development efforts for this novel memory are being pursued in the United States, Europe, and Japan. Table 1 shows the potential storage density that is achievable with VBL memory. The densities are a function of stripe width and line feature width, which are defined respectively by the magnetic garnet material and the lithographic process. In a VBL memory, information is stored using VBL pairs in magnetic stripe domains in magnetic garnets. The presence or absence of a vertical Bloch line pair in a bit-cell location defines a binary "1" and U 0," respectively. Input to the chip is performed by converting currents into magnetic bubbles and then into VBL pairs. Output sensing is performed by converting VBL pairs into magnetic bubbles and sensing magnetic bubbles magnetoresistively. 2 Present Device Design
Fabrication
The present design uses the magnet garnet, (BiYGdHoCa) 3 (FeGeSi)^O^^ as the storage medium. The thickness, stripe width, collapse field, saturation magnetization, and anisotropy field of the film is approximately 2.4/im, 230 Oe, 450 Oe, and 1800 Oe, respectively. The film is grown epitaxially on a non-magnetic gadolinium-gallium-garnet (GGG) substrate. These films are transparent but also have a large Faraday rotation, so that magnetic stripes, magnetic bubbles, and, under certain conditions, VBLs can be observed magneto-optically with polarized light using the Faraday effect in a polarized light microscope.
The magnetic garnet has perpendicular magnetic anisotropy so that magnetization lies perpendicular to the film plane, with the bulk of the film magnetized in one direction, and the stripes in the opposite direction. A magnetic domain wall is the boundary between the stripe magnetization and the magnetization of the rest of the film. A twist of magnetization in the domain wall in the plane of the film is a VBL, and two such twists form a VBL pair. If the chirality, or sense of rotation, of the VBLs in the wall is the same, the VBL pair is stable, with a size calculated to be much less than l/*m. The VBL pair is bound together energetically by VBL demagnetizing field energy and magnetic exchange energy. The present device is divided into four main functional areas. First, the VBL storage area is designed to confine and stabilize stripe domains. Second, read/write gates are needed to convert VBLs to bubbles and vice versa. Third, a major line is needed for propagating bubbles which are used for input and output. Fourth, the output detector is needed for generating the output signal voltage. Typical architectures for a VBL chip are shown schematically in Figure 1 The present device is built with ten mask layers as shown in Figure 2 . Three metal mask layers are used for providing the contact pads and conductors which control the stripe generator, read/write gates, bubble generator, and major line. SiO-i and photoresist are used for insulating metal layers, and a window mask is used to open vias and contacts when needed between metal layers. Two ion implantation mask steps, using 15QkeVNe+ ions at a dosage of 4 x 10 15 ions /cm 2 , are used so that, after etching, grooves which are 0.2/zm and 0.4/rni thick are created in the garnet film which create stable locations for VBL stripe domains in the presence of the applied bias field. An additional ion implantation mask layer is used in the major line to inhibit VBL formation in the input/output bubbles. A permalloy (Nio. 8 Feo.j) mask deposition is used to develop a magnetoresistive sensor which senses magnetic bubbles at the output and produces output voltages. A cobalt-alloy (i.e. CoPt) mask deposition is used for creating bit cells for VEL pairs along the walls of stripe domains. In test chips, a 5 nm thick Cr mirror layer is used to assist in stripe, bubble, and VEL observation using the magneto-optic Faraday effect during testing. Supercomputer simulations [4] , [5] which compute the effect of magnetic fields on magnetic domains, such as with stripe grooving, the major line, and the major line expander, are used heavily to assist in device design. VEL chip layouts are performed on an HP workstation and IBM PC/AT computers. Layouts are converted into fabrication masks via GIF and CDS II formats.
Stripe and Bit Stabilization
Data in the form of VEL pairs are stored in the domain walls of arrays of stripe domains as depicted in Figure 3 . The stripes are physically located in grooved regions in the garnet, as shown in the partial design layout in Figure 4 , which allows selecting the bias field so that stripes are stable when the other chip functions, including the major line, are operating. The demagnetizing field produced by the bias field at the edge of grooved regions serves to attract the stripe end and produce a stabilizing, effective edge-affinity magnetic field. The formation of stable stripes from nucleated isolated bubbles in grooved garnet is shown in Fig. 5 . Computations were performed at 1 nsec time steps, and the computed stripe domain shape is shown at 40 nsec intervals. Bit stabilization is used to stabilize VBL pairs along the stripe. A. periodic potential is placed along the stripe by an array of CoPt bars. For the CoPt, the saturation magnetization, coercivity, geometry, and spacing from the garnet are chosen to provide a sufficient field of approximately 5 Oe at the VBL stripe. This field value is currently considered to be enough to provide fields which create potential wells for the VBL pairs without disrupting the VBL pairs and moving stripes away from their groove-stabilized positions. The computed bit stabilization field profile at the end of an array is shown in Figure 6 . The distance between the CoPt and the garnet film is a parameter. The periodicity in the field profile is clearly evident.
Propagation of the VBL pairs, around the bit cells and to the read/write gates, can be achieved in two ways. First, a vertical pulse field can be applied which presses, or rocks, the stripe against the groove wall which gyrotropically causes VBL pairs to propagate down the stripe. Second, an in-plane field can be applied which directly causes VBL pairs to advance along the stripes' walls. \n a VBL memory, the information stored in the stripes is read back in a two-step process. First the VBL-pair, no-VBL-pair information in the stripes is converted to bubble, no-bubble information in the major line. Then the bubbles in the major line are detected by a magneto-resistive method.
The conversion of VBL. no-VBL to bubble, no-bubble is shown here. (a) The upper stripe does not have a VBL pair, but the lower one has. A small current is sent to the chopping conductor to produce an in-plane field. (b) When the expand current is applied, both stripes expand to the left. Referred to the magnetization of the two walls in the chopping gap, the upper stripe is anti-parallel, but the lower stripe is parallel. Because of the exchange energy, the domain with parallel wall magnetization is easier to chop than that with anti-parallel magnetization. (c) With an appropriate chopping current, no bubble is produced from the upper stripe, because it was not chopped, and a bubble is chopped from the lower stripe.
(c) Figure 7 : Depiction of VBL read process 3 Read/Write Gates Read/write gates are used to convert VBL pairs in stripes into bubbles during the read process, and convert bubbles into VBL pairs during the write process. It is necessary to read and write both "IV and "O's" correctly. Nondestructive readback is achieved by using a current in conductors to bring the end of a stripe out of its groove into the read write gate and into the presence of another conductor, as shown in Figure 7 . If no VBL pair is present at the end of the stripe, the sense of the magnetization direction in the stripe wall causes the stripe to be difficult to chop with the field from a conductor because of exchange energy. The stripe is then returned to its stable position in the grooving. However, if a VBL pair is present, one VBL would be brought into the read/write gate while the other VBL would remain in the grooving, so the chirality of the stripe wall would be in the same direction which would readily allow it to be chopped. The chopped portion of the stripe becomes a bubble which can be propagated to the output for sensing, while the stripe returns to the grooved region and recreates a VBL pair leaving the information intact.
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Down domain (a) The write gate consists of patterns on two (b) A current pulse is sent to the expand conductor, levels of conductor. The stripe is initially shown as a shaded region, to expand the stripe, uni-chiral, i.e.. there is no VBL in the stripe.
If the stripe head velocity is large enough, an unwinding pair of VBLs is generated as shewn.
(c) The shape of the expand conductor causes the end of the stripe to bend upward, the g-force associated with this upward wall motion pushes the two VBLs to be on opposite sides of the chopping conductor gap.
(d) At the end of the expand current pulse, a current pulse is sent to the chopping conductor, shown as a left-slanted region, to chop the stripe into two domains. Note that the directions of the magnetization of the walls in the chopping gap are parallel. Two more VBLs will be formed, one in each domain, after chopping.
(e) After domain chopping, the stripe returns to its normal length, due to the mutual repulsion between the two domains. The g-force pushes the VBL pair in the stripe to the lower side wall.
Successful write operation depends on the amplitude and width of the expand current pulse.
Figure 8: Depiction of VBL pair writing process
Writing is achieved by bringing a bubble from the nucleator and major line to the desired read/write gate. The writing process is shown in Figures 8 and 9 . If a bubble is present, when the stripe is subjected to a field to bring it into the read/write gate, the stripe does not get drawn into the read/write gate because of magnetostatic repulsion between the bubble and the end of the stripe. Therefore, no writing to the stripe occurs. But if a bubble is not present, the stripe is brought rapidly into the read write gate which inserts a VBL pair into the stripe, and the stripe is then allowed to relax into the grooving.
Major Line and Output Detector
The major line consists of a bubble nucleator for converting input signal currents into bubbles, a track for propagating bubbles from the nucleator to the read write gates and from the read write gates toward the output, an output detector for converting the demagnetizing field from bubbles into output voltages, and an expander which is used to stretch a bubble to a desired length to provide a satisfactory signal-to-noise ratio at the output. These structures are now discussed. In a VBL memory, all the expand conductors are connected in series, as the write operation is performed on many stripes simultaneously. Thus, all the stripes will be written with all 1's or all O's, depending on the expanding current. In order to write meaningful data into the stripes, the writing of a 1 or 0 must be controlled by means other than the expand current. 
A current in a zig-zag conductor, as shown in (a), produces an alternating magnetic field pattern which attracts or repels bubbles in sites along the conductor. By staggering two conductor patterns as shown, and alternating the current sent to each conductor, a track is defined which can propagate bubbles. Due to the low inductance of the conductor sheet, such a propagator can be operated at a very high frequency.
Figure 10: Principle of bubble propagation in a dual-conductor major line A hairpin conductor is used for the nucleator. When a current is applied, such a conductor produces a magnetic field which is concentrated at the center of the hairpin. This field is used to generate bubbles which are used to transmit binary information to the VBL stripes via the read/write gates.
The propagation track in the major line consists of two levels of conductors. Each conductor is a serpentine arrangement of hairpin conductors which provide local magnetic field variations which form "waves" of stable positions for the bubbles down the track. The conductors axe physically phase shifted by 90 to effect propagation. The principle of operation of the major line is shown in Figure 10 . The layout of the major line track, along with the bubble nucleator and two read/write gates and grooves, is shown in Figures  11 and 12 . Figure 12 shows the functional, two-metal major line and Figure 11 shows the major line with just one metal to help visualization.
The output detector consists of a rectangular strip of permalloy which is magnetoresistive. When a magnetic field as from a magnetic bubble is placed near the sensor, the resistance changes. When a reference current is issued to the sensor, the presence or absence of a bubble induces two different voltage levels to be generated which define binary 8.3.12 If it is necessary to maximize common-mode rejection from stray magnetic fields, two magnetoresistive sensors, including the actual sensor and a dummy sensor, are used which can be measured differentially. Since the signal from the magnetoresistive sensor is increased if longer elements with greater electrical resistance are used, the sensor length can be increased. Bubbles can be stretched in length to provide fields for the lengthened sensor by widening the bubble track as the bubble approaches the sensor. The combined output sensor and expanded major line are shown in Figure 13 , where only one metal is shown in the major line for clarity. A supercomputer simulation, shown at 40 nsec intervals after being computed at 1 nsec intervals, of a bubble being stretched and then unstretched as it passes the expander and detector is shown in Figure 14 .
Experimental Results
Sample experimental results of chip functions from past designs are now presented. [6] , [7] These data were taken on test chips using a 4.76/im thick (BiYSmLu) 3 (FeGa) 5 , and 17 show stabilized stripes in grooves, respectively, near read/write gates at the end of a groove, near the center of the stripe groove, and near the other end of the stripe away from a read/write gate. The stripes are observed with the magneto-optic Faraday effect as white strips against a green background caused by the illuminating laser light source. The dark bars running perpendicular to the stripes are cobalt bit stabilization bars. Figure 16 shows the conductor that was used to nucleate the stripes. Figure 18 shows, in white, a nucleated bubble and a second bubble propagating along the major line. The nucleated bubble is large, because of the large reverse magnetic field which produces the bubble. As the bubble propagates away from the nucleator, the bubble diameter reduces to a nominal diameter dictated by the film and the applied bias field. CoPt bit-stabilization deposition. Previous and current experimental results and supercomputer simulations indicate that individual storage, read/write gate, and input/output functions are feasible. Present work is aimed at integrating all necessary memory functions on a single chip to achieve simultaneous operation, a unique operating point, and a fully-functional single chip memory.
